Prof. Dr. phil. nat. Rolf Drechsler | Computer Science


CV/Publications




Google Scholar
h-index:71
i10-index:  522
Zitate:22767
Stand:11/2024



CV and selected Publications
Rolf Drechsler published more than 20 books and 300 scientific papers in international journals
and conferences (as listed in DBLP). The complete list of publications since 2001 can be found here.



Alireza Mahzoon and Rolf Drechsler
Polynomial Formal Verification of Arithmetic Circuits
Foundations and Trends® in Electronic Design Automation: Vol. 14: No. 3, pp 171-244
DOI: 10.1561/1000000059
A. Mahzoon, D. Große, R. Drechsler.
RevSCA-2.0: SCA-Based Formal Verification of Nontrivial Multipliers Using Reverse Engineering and Local Vanishing Removal,
In Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD), Volume 41, Number 5, pp. 1573-1586, 2022. Preliminary version received Best Paper Award at ICCAD 2018
V. Herdt, R. Drechsler.
Advanced virtual prototyping for cyber-physical systems using RISC-V: implementation, verification and challenges,
In Sci China Inf Sci (SCIS), Volume 65, Article Number 110201, SCIS China: 2022/110201
published in: Special Focus on Cyber-Physical Systems, 2022
M. Goli, R. Drechsler.
PREASC: Automatic Portion Resilience Evaluation for Approximating SystemC-based Designs Using Regression Analysis Techniques,
In ACM Transactions on Design Automation of Electronic Systems (DAES) Volume 25, Number 5, pp. 1-28, 2020
S. Eggersglüß, R. Wille, R. Drechsler.
Improved SAT-based ATPG: more constraints, better compaction,
In International Conference on Computer-Aided Design (ICCAD), Best Paper Award, pp. 85-90, 2013
M. Soeken, R. Wille, M. Kuhlmann, M. Gogolla, R. Drechsler.
Verifying UML/OCL models using Boolean satisfiability,
In Design, Automation & Test in Europe (DATE), pp. 1341-1344, 2010
R. Wille, R. Drechsler.
BDD-based Synthesis of Reversible Logic for Large Functions,
In Design Automation Conference (DAC), pp. 270-275, 2009
D. Große, U. Kühne, R. Drechsler.
Analyzing Functional Coverage in Bounded Model Checking,
In Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD), Volume 27, Number 7, pp. 1305-1314, 2008
R. Drechsler, S. Eggersglüß, G. Fey, A. Glowatz, F. Hapke, J. Schloeffel, D. Tille.
On Acceleration of SAT-based ATPG for Industrial Designs,
In Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD), Volume 27, Number 7, pp. 1329-1333, 2008
G. Fey, S. Staber, R. Bloem, R. Drechsler.
Automatic Fault Localization for Property Checking,
In Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD), Volume 27, Number 6, pp. 1138-1149, 2008. Preliminary version received Best Paper Award at HVC 2006
R. Brinkmann, R. Drechsler.
RTL-datapath verification using integer linear programming,
In ASP-DAC/VLSI Design. 7th Asia and South Pacific Design (ASP-DAC), pp. 741-746, 2002
R. Drechsler, A. Sarabi, M. Theobald, B. Becker, MA. Perkowski.
Efficient representation and manipulation of switching functions based on ordered Kronecker functional decision diagrams,
In Design Automation Conference (DAC), pp. 415-419, 1994


back | top



© 2017 Rolf Drechsler | University of Bremen || Impressum | e